South Campus Master's Resume Example (1-2 pages maximum)

Jaye Hahn

Jaye.Hahn@ucla.edu | 310.825.1234 | Westwood, California | www.linkedin.com/in/jaye.hahn

Education

University of California, Los Angeles

Expected June 2019

Master of Science, Electrical and Computer Engineering GPA: 3.75 Areas of Focus: Circuits & Embedded Systems, Physical & Wave Electronics

San Jose State University

May 2016

Bachelor of Science, Electrical Engineering GPA: 3.80 Dean's List, Honors Program, Gates Millennium Scholar

Skills

Platforms: Windows Vista/7, Mac OS, UNIX, Solaris, HP-UX

Programming Languages: C/C++, MATLAB, HTML, JavaScript, Java, Python, SQL

Applications: AutoCad, Solidworks, Adobe, Presi, Canva, MS Office

Circuit Design Experience

Samsung Consumer Electronics, Inc

June 2017-September 2017

Intern, Mountain View, California

- · Worked with Analog Layout Team in designing layout for mixed signal, and analog circuits in deep submicron CMOS technologies
- · Reviewed and analyzed floorplans and complex circuits with circuit designers
- · Ran complete set of design verification tools available on AMS blocks
- · Collaborated with the circuit design team to plan/schedule work and negotiate any necessary layout trade-offs as needed Interpreted LVS, DRC and ERC reports to find the fastest way to complete layout.
- · Utilized advanced CAD tools and mask design knowledge to deliver correct and robust layout that met stringent matching performance, area, and power requirements

Project Work (selected)

Circuit Design, UCLA School of Engineering

April 2018 - June 2018

- · Co-designed a four-machine interface for system planning device with a four-person team
- · Tested integrated circuits to ensure operation and compatibility
- Completed design integrated into part of Dr. Jane Smith's research and design in circuits and systems

Circuit Analysis, UCLA School of Engineering

January 2017- March 2017

- · Course project that analyzed an eight-bit ADC using successive approximation method in CMOS
- · Created layout and performance analysis of D-FF using NMOS and CMOS
- · Designed and conducted SPICE analysis of dual stage operational amplifiers

Awards Senior Capstone Project, San Jose State

September 2015–December 2016

- Completed senior project at XYZ Company, a manufacturer of machine tools for the sheet metal industry
- · Assisted engineering department in designing straight hand seamer used in bending, seaming and flattening sheet metal
- · Created models using SolidWorks and participated in cross-functional product-development meetings
- · Contributed idea for change in handle design that is expected to improve comfort and safety when gripping the seamer. Product is currently in preproduction testing phase

Competition Case Studies

Society of Electrical Engineers, Master's Student Case Study Competition, 3rd place, BattleBots competitor, Discovery Channel,

Fall 2017 Fall 2015

IEEE Women In Engineering Design Competition participant,

Spring 2018

GPA should be listed if it is above a 3.5

List skills at the top and demonstrate how you use those skills through your accomplishment statements

Name experience sections to mimic the job description and group relevant experiences.